Abstract: Sub-threshold circuit is a promising circuit design style for IoT application. This paper concentrated on the delay model based on the transient current model in the sub-threshold region. In order to deduce the path delay model, two ways are adopted, which are the coupling capacitance equivalence and the output waveform equivalence. The distribution of path delays is rigidly proven to be lognormal distribution in the sub-threshold region. Considering different supply voltages, cell driven strengths and load capacitances, the proposed model is also validated by Monte Carlo Spice simulation under SMIC 40nm CMOS process. Experiments show that proposed model agrees with MC simulation results with error 0.448% under the condition of 0.4V and 99.7% probability, which proves the feasibility of the model.
Introduction
The Internet of things (IoT), which is also called machine to machine communication (M2M), has emerged as a new killer application in which billions of computers and sensor devices are interconnected with each other, enabling an autonomous exchange of information [1, 2, 3] . Low power and ultra-low power dissipation are important while enabling techniques for IoT devices. Due to the square relationship, the lower voltage is, the lower energy dissipation will be. Sub-threshold circuit [4] is a promising method for IoT, which operates at a supply voltage less than the transistor threshold voltage. Some specific applications such as wireless sensor devices that require extremely ultra-low power are all operated at sub-threshold voltage [5] .
In view of transistor operation mechanisms, MOSFET changes from strong inversion to weak inversion with decreasing voltage, and its primary current also changes from drift to diffusion current [6] . Therefore, the process variation has different influences on the current and delay between super-and sub-threshold [7] . Global and local variations are the two kinds of process variations [8] . Global variation affects all devices in the same way and is the main source of variation in super-threshold. The delay distribution of super-threshold follows normal distribution, which is convenient to calculate. However, local variation influences in different ways even in the same chip and becomes increasingly significant in the sub-threshold. The delay distribution of sub-threshold follows lognormal distribution, which is much harder to analyze.
In order to understand the local variation more, many researches on path delay model under sub-threshold have been studied [9, 10, 11] . In [9] , the Ion current model is used, and the unit delay model is obtained according to a fitting parameter. Therefore, the unit delay model does not consider the real input waveform and different loads, which only give the result error of unit delay under FO4 load. Besides, the path delay is sum of unit delay with FO4 load, so it is not very reasonable for different loads. For the path delay distribution model, although lognormal distribution is proposed, the computation of the path delay variance should not be the sum of the every unit variation, and it should be obtained according to lognormal theory. The Ids current model is adopted in [10, 11] , which considered the transient current with the changing of Vgs and Vds. The delay model is accurate enough especially in [11] . However, there is still a lack of the path delay distribution modeling with process parameter variation.
In this paper, an analytical method involving the path delay distribution is proposed. The main contributions of this work are as followed. The exponential relationship between delay and threshold voltage is demonstrated in detail in Section 2, which has not been rigidly proved so far to our knowledge. Section 3 introduces the lognormal distribution theory, and path delay distribution is obtained under different voltages as well.
Delay model
Some analytical delay estimation techniques have been developed recently in [10, 11] . The transient current of NMOS and PMOS can be accurately approximated, and the unit and path delay are well estimated. However, none of path delay model take V th variation into account.
Sub-threshold current
The sub-threshold drain-source current [11] of NMOS is given by
where
λ n is the DIBL (Drain Induced Barrier Lowering) coefficient, V T is the thermal voltage, V thn0 is the threshold voltage at zero bias voltage and n n is the sub-threshold slope factor. A variable M n is defined and expressed by
Similarly, the drain-source current of PMOS can be obtained.
The sub-threshold current with changing input and output voltage is shown by the arrows in Fig.1 . S. Keller, et al [9] build the delay model based on the on state current Ion, which is marked by red point. Obviously, Ion is greater than the actual current and cannot accurately represent the entire current, so the delay model is built based on a fitting parameter with FO4 load in [9] . However, in this paper, the transient current is studied based on (1), which reflect the relationship with V gs and V ds respectively, and the ramp input is also considered, so the delay model is built without any fitting parameters. For SMIC 40nm LVT technology at nominal temperature, transistor parameters are listed in Table. I., where L = 40nm and W P = W N = 120nm. The comparisons of the transient current model with Spice simulation are shown in Fig.2 , where (a) and (b) are the results of NMOS and PMOS respectively. 
Output waveform
According to papers [10, 11] , the output waveform can be expressed by piecewise function. In this paper, in order to simplify the computation and keep its accuracy, two ways are adopted in the modeling.
2.2.1 Gate-Drain coupling capacitance equivalence J. R. Tolbert et al. [10] do not consider coupling capacitance, and P. Corsonello et al. [11] have a complicated output waveform expression when taking coupling capacitance into consideration, which results in complexity of the following delay model. Therefore, Miller equivalent method is adopted to simplify the complexity in this paper. 3 shows that coupling capacitance (C M ) exists between gate and drain of MOSFET. When the input and output waveform change in different directions, 2C M is equal to the gate port, while C M is equivalent capacitance with output unchanged. Moreover, in order to further simplify the capacitance, averaged 1.5C M is used in the following delay computation.
Therefore, the equation of falling output waveform is expressed as
In a similar way, the result of the rising output waveform is given by
Output waveform equivalence
There exist some papers introducing how to approximate output waveform. P. Corsonello et al. [11] divide output waveform into four linear parts and two of them are ramp, making the delay model complicated. N. Lotze et al. [12] deal a formula that fits well in the range of V dd /2 to 0 for the fall transition and V dd /2 to V dd for the rise transition. The reason is that the last part for every transition has a much more significant effect on output voltage. Combining the two minds, an approximate method is proposed and shown in Fig.4 . A line is used to describe the last part of every transition. Take the fall transition as an example, t 1 and t 2 are the corresponding points of output voltage achieved V dd /2 and V T respectively. Then the line is extrapolated to V dd and 0, and the corresponding points are t 11 and t 22 . The difference between t 11 and t 22 is considered as the transition time of the next stage. Between t 2 and t 3V T , the supply is V dd − 0.3V T , and the supply value is based on specific technology. In the last partthe voltage is V dd again. This way not only keeps it simple and convenient for next work but also fits the important part and keeps its accuracy.
Output waveform validation
Experiment is done to validate the proposed model with different sizes and loads. The circuit structure is shown in Fig.5 (a) , where M represents the drive strength. The comparison of the model with Spice is shown in Fig.5(b) , which shows a good agreement between them. Fig.5(b) shows that the majority of second part in (5) are across the point of V dd /2. We consider the schematic in Fig.6 and derive the delay formula, where t phl represents the falling delay, τ i is the transition time of the i th stage, and C Li is load capacitance. Fig. 6 . Schematic of inverter chains used for delay model Equation (10) shows, the delay of the i th stage inverter includes two parts. The first part is the step delay of i th stage, and the second part is the influence of the (i − 1) th stage. And the expression of τ i is needed to derive.
Delay model 2.3.1 Derivation of delay model
According to Fig.4 , τ i can be expressed by t 1 and t 2 :
The difference between t 2 and t 1 is described as
V T , and can be obtained by technology parameters.
So the expression of t phl is
Similarly, the expression of t plh can be obtained. And the delay of each stage has an exponential relationship with current and previous stage threshold voltage. The comparison of the delay model with Spice simulation is shown in Fig.7 . Besides, the result is also explored at 0.35V and 0.3V, which shows that they have a good agreement with each other, with errors are 1.42%, 4.03%, and 3.39%, respectively.
Delay model validation

Delay distribution model for sub-threshold
For discussion on the delay distribution, the concepts of probability density function (PDF) and cumulative density function (CDF) are introduced firstly.
Lognormal distribution
If a Random Variable (RV) X obeys a standard normal distribution, Y = exp (x) obeys lognormal distribution. Its PDF and CDF are ln N y; µ,
where φ is the CDF of standard normal distribution.
IEICE Electronics Express, Vol.*, No.*, [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] If Y j is an independent lognormal distribution variable, Z = N j=1 Y j also obeys lognormal distribution. The variance and mean of Z are shown as following [13, 14] :
Path delay distribution in sub-threshold
Process variations include variations of threshold voltage, effective channel length, doping concentration, and more parameters. Since threshold voltage variation is a dominant factor affecting the delay in the subthreshold region [15] , the following model only considers the variations of V th . The delay of the i th stage is expressed as
And the delay of the (i + 1) th stage is
So the path delay can be expressed as
Based on the transistor BSIM4 model, variation of V th abides by standard normal distribution. We have the following expression:
where u n is the mean and σ 2 n0 is the variance of minimal width transistor (W N 0 = 120nm and L = 40nm)
According to the property of standard normal distribution, we have
Based on the definition of lognormal distribution, exp (V thn0 /n n /V T ) follows lognormal distribution
and
where f 1 , f 2 , f 3 and f 4 can be obtained based on the size and load of each stage. And according to (15) (16), the mean and variance of path delay can be obtained. Fig.9 , which is 0.906% (1.78%, 0.448%) when the probability is 0.3% (50%, 99.7%). And the error of other voltages are listed in TABLE.II. From the view of the principle and method of delay model, path delay error and distribution error, comparisons with previous works [9, 10, 11] are concluded and shown in Table II . [10] and [11] study the delay model in detail and not do the delay distribution model. [9] study the delay and delay distribution model, but the current model adopt on state current, so delay model based on fitting parameters , and besides, the mean and variation of path delay is not based on lognormal thory. In this paper, the transient current model is used, so no fitting parameters such as K in [9] is incorporated in the delay model. For path delay model, Miller equivalence and output waveform simplicity are adopted, which have two sides. The advantage is making the model much simpler to compute the following delay distribution. And the disadvantage is bringing a side effect on the accuracy compared with [11] , yet accurate enough for the following computation of path delay distribution. Besides, path delay distribution is proposed in this paper based on lognormal theory and the comparison results with [9] is shown in TABLE.II, which is more accurate than [9] .
Conclusions
In this paper, transient current is used to deduce unit the delay model. In order to simplify the computation process of obtaining the path delay model, two ways are adopted, which are coupling capacitance and output waveform equivalence. And they are explored under different voltages. According to the lognormal distribution theory, the path delay distribution model is obtained, which is consistent to spice MC simulation.
